If you have what is essentially a monolithic design, that you intend to partition between FPGAs, you are creating a world of hurt for yourself! Whilst what you describe is technically feasible, you will have to partition your design into independent chunks with a minimal interface between chips which you define at the time of board creation (or at least define the number of pins and IO standard at board creation time).